



室蘭工業大学

学術資源アーカイブ

Muroran Institute of Technology Academic Resources Archive



## Anodic Oxidation of Narrow Region of Silicon Substrate

メタデータ	言語: eng 出版者: 室蘭工業大学 公開日: 2014-03-04 キーワード (Ja): キーワード (En): 作成者: 野村, 滋, 遠藤, 敏明, HUKUDA, Hisashi, MOSTAFA, KAMAL, Abu Hena メールアドレス: 所属:
URL	<a href="http://hdl.handle.net/10258/601">http://hdl.handle.net/10258/601</a>

# Anodic Oxidation of Narrow Region of Silicon Substrate

Shigeru NOMURA\*, Toshiaki ENDOH\*, Hisashi HUKUDA\*  
and Abu Hena Mostafa KAMAL\*\*

## Abstract

Anodic oxide films were formed on comparatively small area of silicon substrates. Constant current mode of anodization has been used for oxidation, but during oxidation processes, the current density has been changed to go through one or more stepped transitions either step-up or step-down before the completion of the processes. This modified mode of constant current anodization showed to be effective in reducing the interface state density of a silicon/silicon-oxide system.

Among the various stepped transitions in the modified mode of constant current anodization, step-down transition of current density was found to be optimum in reducing the interface-state density. The structure and composition of SiO<sub>2</sub>/Si interface regions for both large-area oxide and narrow-area oxide were also investigated by X-ray photoelectron spectroscopy (XPS). The composition of SiO<sub>2</sub>/Si interface of narrow-area oxide showed less stoichiometry than that of large-area oxide.

## 1 INTRODUCTION

The characteristics of commercially available Si devices are very affected by the quality of oxide. To make a good quality oxide, several methods of oxide formation techniques have been developed in the past years. They are vapor phase reaction<sup>1)</sup>, plasma anodization<sup>2)</sup>, wet electrochemical anodization<sup>3)</sup>, and thermal oxidation in both dry and wet oxygen environments<sup>4)</sup>. Among these techniques, thermal oxidation process is the most commonly used technique and the key process to grow silicon dioxide layer, but the development of the other processes of oxidation equally acceptable and applicable has been still in progress.

Anodic oxidation often termed as anodization, is one of those processes of which the detailed mechanism is not well understood at present time. In anodic oxidation, there are two types of process which are the oxidation of the surface of silicon electrode in a liquid

---

\* Muroran Institute of Technology

\*\*Arizona State University

electrolyte and in gaseous plasma. The major advantages<sup>5)</sup> of anodically grown oxide films of silicon are : since the anodization is carried out at room temperature there is no impurity redistribution at the silicon surface as there is in thermal oxidation, the implementation of the equipment for oxidation process is easy and low in cost and the oxide thickness control is very precise. Conventional system for forming thermal SiO<sub>2</sub> is complicate and expensive compared to anodic oxidation system.

With the progress of compound semiconductor IC's and amorphous semiconductor electronic devices, oxide films grown at low temperature have been in demand recently<sup>6)</sup>. For integrated circuits using MOS field effect transistor (MOSFET) as the active element, the behavior of some charges in the MOS system have caused the new important problems. From the point of view of realistic manufacturing conditions, acceptable densities of above mentioned charges are of the order of 10<sup>10</sup> charges/cm<sup>2</sup> <sup>7)</sup>. To analyze the electrical properties of a Si-SiO<sub>2</sub> systems, it needs to know precisely that the various charges and traps present in the oxide as well as in Si-SiO<sub>2</sub> interfacial region. There are four basic types of traps and charges : mobile Ionic charge (Q<sub>m</sub>), fixed oxide charge (Q<sub>f</sub>), oxide trapped charge (Q<sub>ot</sub>) and interface trapped charge (Q<sub>it</sub>). Interface trap charge (Q<sub>it</sub> <sup>7)</sup>, which are charges located at the Si-SiO<sub>2</sub> interface with energy states in the silicon-forbidden bandgap, can exchange charges with silicon. If these states are not exist in near interfacial region, the Si device characteristics approach to their ideal ones.

As in thermal oxide, the interface states in anodically grown silicon oxide are relevant to the inherent electrical active centers which originate from a variety of effects and treatments in fabrication processes. Since anodic oxidation is performed at room temperature the effect of oxidation temperature is negligible. Whereas for the case of thermal oxidation it acts as a dominant factor in creating the so called detrimental traps. In anodic oxidation, the different interface states due to the contaminations incorporated and having energy state in silicon forbidden band from in thermal oxidation may appear. Precise knowledge of and researches on anodic oxidation mechanism are still insufficient but this anodic oxide growing process has certain advantages over that of widely accepted thermal grown technique.

The purpose of this study is to grow oxide films suitable for fabricating miniature MOS type devices, and the main attention is provided to grow and probe some of considerably small-dimensional oxide films. The structure and composition of SiO<sub>2</sub>/Si interface regions for both large-area oxide and narrow-area oxide were comparatively investigated by X-ray photoelectron spectroscopy (XPS). Through a recently done work<sup>8)</sup> we have come up with

the result that for a small-dimensional oxide, interface state density  $N_{it}$ , decreases with increasing the current density of anodization.

The constant current mode anodic oxidation was carried out to set experimental parameters to be optimum in reducing  $N_{it}$  for small-dimensional oxide formation. For a large sized anodic oxide formation, however, the effect of changing the current density exhibit an inverse relationship between current density and  $N_{it}$  with respect to that for a small-dimensional oxide formation. The term small-dimension is used to refer a Si substrate which had a surface area in the millimeter square ( $<1 \text{ mm}^2$ ) range. The formation of anodic oxide on narrow-area silicon substrate has been done through window to be opened in the thermal oxide by photolithographic technique.

## 2 EXPERIMENTAL

Boron doped, prepolished p-type (111) Si wafers with resistivity of  $10\sim 20$  or  $25\sim 50\Omega\text{-cm}$  were used. Average resistivity of the Si wafer was measured by using the four-point probe technique<sup>9)</sup>. The Si wafer was cut into 1.5 by 1.5 cm square chips and the chips were rinsed in deionized water, in methyl alcohol and in trichloroethylene solution prior to acid etching<sup>8)</sup>. The etching treatment has been done to make the surface of the samples flat and in mirror-like. The samples were also immersed in aqua regia to make in surface free from metal contamination. The samples were finally submerged in diluted hydrofluoric acid (DHF) just before placing them in thermal oxidation furnace.

Wet thermal oxidation was adopted in growing the field oxide. The field oxide acts as a mask during the anodization of the small area Si substrates. Thermal oxidation was carried out in a atmosphere constituted with a combination of water vapor and oxygen. It was a constant temperature process and the temperature was kept at  $1060^\circ\text{C}$  for two and a half hour. Since the area of Si substrate which will be anodized is limited in size, to ensure an uninterrupted oxide growth aluminum is evaporated on its back surface before anodization. Al evaporation was done at a vacuum of less than  $6.75 \times 10^{-4} \text{ Pa}$ . Windows of small dimension (1.5 by 0.5 mm square) were photolithographically constructed through the field oxide.

The electrolyte chosen was 0.04 M solution of  $\text{KNO}_3$  in ethylene glycol. Fresh electrolyte was used for every anodization, since it is known that the aforementioned electrolyte is hygroscopic and water content in the electrolyte influences the oxidation<sup>10)</sup>. No attempt was made in stop this absorption of water because it was assured by Revesz<sup>11)</sup> that the effect of this absorption on the anodization efficiency is negligible. The anodization was performed

at room temperature. Current densities were varied from 3 to 30 mA/cm<sup>2</sup> during oxidation. Forming voltage of the anodization was usually terminated at 100 volt but except in one occasion where it was 60 volt. Current density was changed on the way of oxidation process to improve the electrical properties. The thickness of the oxide film was measured by using an ellipsometer. MOS structures were formed by evaporating 99.999 percent pure aluminum for the gate electrode with a diameter 400 μm.

Figure 1 shows the fabrication steps of MOS capacitor with small-area anodic oxide. This device was used for evaluating the MOS C-V characteristics. The interface state density was measured by the Terman method<sup>12)</sup>, where the measurement frequency was 1 MHz and the applied gate voltage ranged from -25 to +5 volt.

The composition analysis of SiO<sub>2</sub>/Si interface was done by X-ray photoelectron spectroscopy (XPS). The emission current and source power were 25 mA and 265 watt respectively. Experimental vacuum was maintained at the order of 10<sup>-10</sup> Torr. XPS survey was carried out with voltage of electron multiplier set at 2300 V and with a pass energy of 100 eV. During multiplex, voltage of electron multiplier was adjusted at 2400 V and all multiplexed spectra were taken at a pass energy 50 eV.




Figure 1 Fabrication step of a MOS capacitance.

### 3 RESULTS


#### 3.1 V-t curve

The relation between cell voltage and oxidation time observed during the various anodization processes are shown in Figs. 2~4. Figure 2 shows two of the cases where constant current density was changed from 3 mA/cm<sup>2</sup> to 6 mA/cm<sup>2</sup> at forming voltages of 10 V and 20 V respectively and the oxidation was terminated at 100 V of forming voltage. The lower part of each curve is nonlinear up to certain point but beyond this, each attains linearity according to the relation

## Anodic Oxidation of Narrow Region of Silicon Substrate


$$V(t) = rt + d_0 \tag{1}$$

where  $d_0$  is the initial cell voltage ; about 3 V in this case. The grown rate  $r$ , is a function of current density.  $V(t)$  is the forming voltage.




**Figure 2** Cell voltage versus anodization time for two cases of small-area constant current anodization.

Next two cases are illustrated in Fig. 3. Where solid line was drawn for anodization carried out by a 6 mA/cm<sup>2</sup> current density and dashed line represents a multi-step constant current oxidation current density of which had gone through an arbitrary step-up transition. The step-down transition of current density was involved in a oxidation the cell voltage vs. time relation of which is represented in Fig. 4. In all the above five cases of oxide formation no considerable irregularities were found and the oxide grown can be regarded as steady and smooth.



**Figure 3** Cell voltage versus anodization time of the multi-step constant current anodization.



**Figure 4** Cell voltage versus oxidation time of a constant anodization. Current density was stepped down during anodization.

### 3.2 Normalized Capacitance vs. Gate Bias


Three of the results are shown in Fig. 5 where ideal curve represents an  $N_{it}=0$  situation. The experimental curve was found to have stretched out along the gate bias axis. Figure 5 illustrates the relation between normalized capacitance and gate bias for the case the current density of which was changed at three steps on the way to completing anodization. At every transition the current was adjusted to a higher value and is, therefore, termed as step-up transition. Figure 5 also exhibits the same relation for a sample which was anodized by a single step-down transition of current density. The symbol  $V_{FT}$  was used to denote the forming voltage at which the current density was altered.  $V_F$  is the final forming voltage. A comparison between step-up and step-down transition shows that experimental curve involving step-up transition ( $3 \rightarrow 6 \rightarrow 10 \rightarrow 30 \text{ mA/cm}^2$  at  $V_{FT}=10 \text{ V}$ ,  $30 \text{ V}$  and  $60 \text{ V}$ ) was stretched more along the gate bias than that involving step-down transition ( $6 \rightarrow 3 \text{ mA/cm}^2$  at  $V_{FT}=30 \text{ V}$ ). The experimental curve approached to be an ideal one, i. e., the practical curve is less stretched after annealing treatment and this case is also shown in Fig. 5.

Surface-state density  $N_{it}$ , as a function of Si bandgap energy was calculated using the following relation<sup>7)</sup>

$$N_{it} = C_{ox}/q[(d\Psi_s/dV_G)^{-1} - 1] - C_s/q \quad \text{cm}^{-2} \text{ eV}^{-1} \quad (2)$$

where  $C_{ox}$  and  $C_s$  are oxide capacitance and silicon surface capacitance per unit area respectively,  $q$  is the electronic charge and  $d\Psi_s/dV_G$  is the silicon band bending per unit of gate bias.

The surface state density along the band gap of silicon for a small-dimensional oxide is shown in Fig. 6. It was found that the surface state density decreases with increasing current density. This phenomenon is not in agreement with the  $N_{it}$  vs. energy relationship of a comparably large sized oxide because for the case of a large sized oxide,  $N_{it}$  decreases with decreasing current density<sup>13)</sup>. For all samples, anodic oxidation area was same and had a value of 1.5 by 0.5 mm square, and each film was divided equally into three parts to get 0.4



**Figure 5** Capacitance stretch-out along the voltage axis due to interface trapped charges.

by 0.4 mm square areas on which C-V measurement was made. Though the variation in the distribution of  $N_{it}$  over the silicon bandgap due to three different location of C-V measurement was almost negligible, curves having lowest midgap  $N_{it}$  were plotted in all cases for comparison. In all figures,  $V_{FT}$  denotes the forming voltage at the time of transition of current density.

From the results, shown in Fig. 7, it could be summarized that step-up transition of constant current density for small-dimension anodic oxide had some effect, though trivial, in minimizing the Si-SiO<sub>x</sub> interface traps. Although the anodization process which involved a 3 → 10 mA/cm<sup>2</sup> intermediate transition of current density was effective in minimizing the midgap interface states considerably, it could not decrease interface states positioned near band edges. Figure 7 also includes the characteristics of the case in which the oxide film was grown via an intermediate step-down transition of current density.

Figure 8 illustrates the case where the anodization process, before completion, experienced three intermediate step-up transitions (3 → 6 → 10 → 30 mA/cm<sup>2</sup> at




Figure 6 Distribution of interface states over the silicon bandgap in anodically oxidized silicon.





Figure 7 Change in the distribution of interface states over the silicon bandgap due to different cases in constant current anodization.

$V_{FT}=10, 30$  and  $60$  V). It is obvious from Fig. 8 that this case of multi-step transition of current density could not reduce interface states at all.



**Figure 8** Variation in interface states with the location of C-V measurement.

transition on the interface was superior than that of step-up in minimizing interface-state density.

**Table I** Midgap interface state density  $N_{it}$  for various modes of transition of current density.

current density mA/cm <sup>2</sup>	forming volt $V_F$ , volt	midgap $N_{it}$ (cm <sup>-2</sup> eV <sup>-1</sup> )	type of transition
6	100	$4.2 \times 10^{12}$	no transition
3→6 at $V_{FT}=10V$	100	$3.2 \times 10^{12}$	step-up(once)
3→10 at $V_{FT}=20V$	100	$1.63 \times 10^{12}$	step-up(once)
3→6→10→30 at $V_{FT}=10, 60, 60V$	100	$3.7 \times 10^{12}$	multi-step
6→3 at $V_{FT}=30V$	60	$1.7 \times 10^{12}$	step-down(once)

So step-down transition is a case which requires critical interpretation. As it has already been mentioned that an intermediate step-up transition of  $3 \rightarrow 6$  mA/cm<sup>2</sup> acted favorably to reduce interface states so it can be speculated that the transitions  $6 \rightarrow 10$  mA/cm<sup>2</sup> and  $10 \rightarrow 30$  mA/cm<sup>2</sup> had little effect on  $N_{it}$  or had acted detrimentally on the Si-SiO<sub>x</sub> interface.

### 3.3 Composition of SiO<sub>2</sub>/Si Interface

The O 1s spectra of 50 and 30 Å thick oxides are shown in Fig. 9 and Fig. 10. Each of these spectra was separated into two component spectra using least square method with the following assumptions: (1) each spectra comprises of two O 1s spectra, one of which is a contribution from SiO<sub>2</sub> and other one is from Cu<sub>2</sub>O, (2) O 1s peak position of Cu<sub>2</sub>O is at about 530.4 eV and that of SiO<sub>2</sub> is at about 533 eV<sup>14</sup>. O 1s peak appeared from thinner oxide was found to shift at a lower binding energy and this result is consistent with that of other researchers<sup>15,16</sup>.

Si 2p spectra of 80 Å and 50 Å thick oxide are shown in Figs. 11 and 12. In both of these cases Si 2p signal of silicon bulk is almost absent but the spectra of 50 Å oxide showed a trace amount of Si 2p of silicon bulk. Si 2p spectra of the thinnest oxide appeared as shown in Fig. 13 where it was found that Si 2p of silicon bulk surpasses that of silicon oxide in intensity and prominence. Table II to V show different features associated with their corresponding spectra. Since analyzer pass energy was 50 eV, not 25 eV which is recommended for a good resolution spectra, resulting Si 2p spectra was far from having a standard shape.


This Si 2p spectra was compared with those of comparatively large-area oxide<sup>16</sup>) to verify the degree of reliability of large-area etch rate which was used during etching of small-area oxide. The Si 2p spectra resulted from about 30 and 14 Å as-grown film of large-area anodic oxides are illustrated in Fig. 14 and 15. A comparison of these three illustrations elucidates that the actual thickness, remained after the etching of a small-area oxide, was less than that had been assumed. So Si 2p spectra in Fig. 13 could have appeared from a oxide film thinner than 30 Å. Though a poor S/N ratio did not allow an satisfactory separation of this spectra into its component, a somewhat separation was made to show that this spectra had contributions from intermediate oxides. In order to investigate the intermediate oxidation states, spectra in Fig. 13 are separated by the least square calculations in accordance with the following assumption: the intermediate oxidation states consist of three oxidation states, Si<sub>2</sub>O, SiO, and Si<sub>2</sub>O<sub>3</sub>. Table VI contains relevant informations of the different intermediate oxides and shows per centages of contributions of the intermediate oxides which add up to give the total amount of silicon present in the remaining oxide film.

Si 2p spectra appeared from both small-dimension and large-dimension anodic oxide of about 30 Å had been separated into their components in accordance with the valence state of Si in the intermediate silicon oxide. The contribution from each of these Si atom in the

## Anodic Oxidation of Narrow Region of Silicon Substrate

**Table II.** General features of the O 1s spectra shown in Fig. 9.


Peak center eV	Height arb. unit	FWHM eV	Area %
533.647	2645	2.093	63.64
531.335	1562	2.081	36.36



**Figure 9** XPS O 1s spectra is separated into its component spectrum. Sample was small-area Si anodic oxide film.

**Table III.** General features of the O 1s spectra shown in Fig. 10.


Peak center eV	Height arb. unit	FWHM eV	Area %
532.945	1892	2.3	68.71
531.12	1214	1.7	31.29



**Figure 10** XPS O 1s spectra of the 30 Å Si anodic oxide film.

**Table IV.** General features of the XPS Si 2p spectra shown in Fig. 11.


Charge up = 0.529eV		FWHM eV
Peak center eV	Height arb. unit	
104.006	1831	2.53



**Figure 11** XPS Si 2p spectrum of the 80 Å Si anodic oxide film.

**Table V.** General features of the XPS Si 2p spectra shown in Fig. 12.

Peak center eV	Height arb. unit	FWHM eV
104.75	418	2.18




**Figure 12** XPS Si 2p spectra of the 50 Å Si anodic oxide film.

**Table VI.** General features of different oxides obtained from separation of the XPS Si 2p spectra into its component.


Peak no.	Valence state	Peak center eV	Height arb. unit	FWHM eV	Area %
1	Si <sup>4+</sup>	103.95	161	2.4	27.58
2	Si <sup>3+</sup>	103.05	20	1.6	2.24
3	Si <sup>2+</sup>	102.05	11	1.6	1.22
4	Si <sup>1+</sup>	101.05	31	1.6	3.51
5	Si <sup>0</sup>	99.75	575	1.6	65.45

**Table VII.** General features of the XPS spectra shown in Fig. 14.

Peak no.	Valence state	Peak center eV	Height arb. unit	FWHM eV	Area %
1	Si <sup>4+</sup>	103.36	2198	1.88	40.47
2	Si <sup>3+</sup>	102.32	502	1.39	6.84
3	Si <sup>2+</sup>	101.16	245	1.26	3.04
4	Si <sup>1+</sup>	100.14	190	1.34	2.48
5	Si <sup>0</sup>	99.12	3764	1.28	47.17




**Figure 13** XPS Si 2p spectrum appeared from the 30 Å Small-area anodic oxide film.



**Figure 14** XPS Si 2p spectra of a comparatively large-area anodic oxide film [Ref. 28].

**Table VIII.** General features of the XPS spectra shown in Fig. 15.

	Peap center	Peak hight	FWHM	Area %
1	103.38 eV	1197.00	1.90	18.29
2	102.47	906.00	1.40	10.19
3	101.30	190.00	1.39	2.13
4	100.31	584.00	1.30	6.08
5	99.16	6299.00	1.25	63.31




**Figure 15** XPS Si 2p spectra of a comparatively large-area anodic oxidation film.

intermediate oxidation states in the composite Si 2p spectra, shown, in Fig. 14 and Fig. 15, are shown in Fig. 16 by bar diagram. It can be concluded that Si-SiO<sub>2</sub> interface of both small-area and large-area anodic oxide are non-stoichiometric in nature and it is Si rich.

#### 4 DISCUSSION

There have been three speculative models proposed to explain interface trap level distribution in thermal oxide quantitatively: the coulombic<sup>17)</sup>, bond<sup>18,19)</sup>, and defect models. According to defect model, defects within or near the interfacial region may cause interface trap levels. This foregoing proposal has been made for Si thermal oxide and, therefore, could also stand valid for anodic oxide.

Three different types of defect that could exist at or near the Si-SiO<sub>2</sub> interface and might produce interface traps are (1) excess silicon<sup>20)</sup> (trivalent silicon<sup>21)</sup>, (2) excess oxygen<sup>22)</sup> (nonbridging oxygen), and (3) impurities<sup>23)</sup>. Recently Nanjo et al.<sup>24)</sup> has analyzed anodic oxide film by XPS to study the chemical composition of the interface and they have suggested a silicon rich interface. Chemical bonds that compose the interface has been speculated<sup>20)</sup> to have relation with the stoichiometry of the interface.



**Figure 16** Si atoms having different valence states in the composition of Si-SiO<sub>2</sub> interface oxide of about 30 Å. (a) small-area anodic oxide, (b) large-area anodic oxide.


Anodic oxidation process for small-dimension Si might strongly affect the origins that are believed to induce interface states. Since all the sides of the small-dimension film of anodic oxide layer were surrounded by thermal oxide, a distinct boundary between thermal oxide and anodic oxide could exist in a thermal oxide and anodic oxide. This difference in bond properties could create defects at the thermal-anodic oxide boundary and these defects in turn could cause a higher density of interface states at the thermal-anodic oxide boundary than that in the bulk of anodic oxide. It can be assumed that there could be two different mechanisms of anodic oxide formation in case of the small-dimension Si anodization: the first one of which could have dominated oxide formation at anodic-thermal oxide boundary according to the following relation as indicated in Fig. 16

$$V = f_1 [J_{ib} (J, t), t] \tag{3}$$

where the forming voltage  $V$  is assumed to be dependent of time,  $t$  and Ionic current density at the boundary,  $J_{ib}$ .  $J_{ib}$  is assumed to be a function of time, even at a constant current density,  $J$ . Anodic oxide formation in the region other than boundary can be related to the equation

$$V = f_2 [J_{io} (J, t), t] \tag{4}$$

where  $J_{io}$ , the anodic current density in the bulk of oxide, as shown in Fig. 17, is also assumed to be a function of time and current density  $J$ . The formation of anodic oxide estimated by the forming voltage  $V$  was sure to have different growth rates for these two distinct regions, boundary and bulk, governed by equation 3 and 4 respectively. This difference in anodization process at boundary and in bulk of oxide during the same oxidation process could be responsible to cause the relationship between interface-state density and current density in case of a small-dimension anodic oxide to be reversed with respect to that of a comparatively large-dimension anodic oxide. It seems to be relevant here to mention that for the formation of large sized anodic oxide, ther-



**Figure 17** Proposed two regions governed by different anodic oxidation mechanism.

mal oxide is not required to form prior to the formation of anodic oxide.

The result that for small-dimension silicon oxide, interface-state density decreases with increasing current density could be interpreted by putting forward a suggestion that with a smaller current density, the leakage current results due to the defect at the thermal-anodic oxide boundary could cause a greater ratio of impurity/oxidation species through the silicon substrate other than boundary. These impurities, one of which could be potassium, present in the electrolyte used for anodization, would in turn induce interface states throughout the oxide interface. It was shown in Fig. 7 that step-up and step-down transition of current density during any oxidation process influenced the interface state density. Some plausible arguments in favor of the above results could be derived from the  $V-t$  curves, shown in Figs. 2 and 4, for three anodization processes. Each time a step-up or step-down transition had been brought about, the forming voltage built up across the oxide showed a sudden change of 2→5 volt in forming voltage just after the transition.

If ohmic law were satisfied, then for a constant conductivity, an increase in current density,  $J$ , from 3 to 6 mA/cm<sup>2</sup> could establish a forming voltage two times in value to that of before transition if the oxide thickness before the transition and just after the transition were same. The transition point voltage, however, was observed to experience a change less than 15%. There must be, therefore, some other factors which could affect conductivity of the anodic oxidation species through the already formed oxide at the transition point. Since the bond angle of silicon-oxygen is very soft and may be easily distorted at the interface<sup>25</sup>, it is likely that these bonds could be affected by a change in electric field caused by the stepped transition of current density in an anodization process. The distortion or rearrangement of interface feature at any intermediate time during anodization could have left an interface which might have less traps than that in anodic oxide formed by a continuous anodization process.

In the case of a multi-step anodization, the stepped transition of current densities during oxide growth process could not decrease interface state density. In this case, it could be speculated that bond angles at the interface rearranged or distorted at the time of each 3→6 mA/cm<sup>2</sup>, 6→10 mA/cm<sup>2</sup> and 10→30 mA/cm<sup>2</sup> transitions. These distortions would ultimately, when the anodization was finally terminated, have left an interface having enough trivalent Si-Si, often termed as dangling bond, stretched Si-Si bonds and stretched Si-O bonds to induce interface states of energies in the silicon band gap.

## 5 CONCLUSION

Interface states density,  $N_{it}$ , in a small-dimension film of silicon anodic oxide was found to have dependency on the current density of anodization process.  $N_{it}$ , for a given small-dimension oxide, 1.5 by 0.5 mm square in this study, showed a decrease with increasing current density. A considerable reduction in  $N_{it}$  occurred when, in these modified modes, the anodization process was made to go through a step-up or step-down transition before its completion. Among various transitions of current density, single step-down transition was found to have acted most favorably to decrease interface states. In this study, constant current mode was adopted during anodization keeping in mind that if the quality of oxide, formed by constant current mode had shown any improvement, its quality would certainly be improved if constant current mode were followed by constant voltage mode in the same oxide growth process. Small-dimension film of silicon oxide formed by a combination of modified constant current mode and constant voltage mode, if treated by low temperature annealing<sup>26)</sup> would have interface-state density of the order  $10^{10}$  which could be as effective as thermal oxide at least from the view point of interface states.

## Acknowledgments

We would like to thank Dr. T. Hashizume and Mr. M. Yoshino, from the Hokkaido Polytechnic College, for their cordial cooperation and investigation.

## References

- 1) E. L. Jordan : J. Electrochem. Soc., **108**, 478 (1961).
- 2) J. R. Ligenza and M. Kuhn : Solid State Technol., **13**, 33 (1970).
- 3) R. M. Burger and R. P. Donovan : Fundamentals of silicon integrated device technology, vol. 1, p. 55, Prentice-Hall, Inc., NJ, (1967).
- 4) M. M. Atalla : in Properties of Elemental and Compound Semiconductors, Vol. 5, H. Gatos, Ed., pp. 161-181, Wiley-Interscience, New York (1960).
- 5) E. H. Nicollian and J. R. Brews : MOS (Metal Oxide Semiconductor) Physics and Technology, Wiley-Interscience, New York (1982).
- 6) S. Nomura and J. Nanjoh : J. Japan Inst. Metals, **24**, 739 (1985).
- 7) S. M. Sze : Physics of Semiconductor Devices, Wiley, New York (1981).
- 8) A. H. Kamal, N. Watanabe, J. Nanjoh and S. Nomura : Proceeding of the 18th Regional Conference of Electrochemi. Soc., Hokkaido, Japan, 24 (1992).
- 9) A. S. Grove : Physics and Technology of Semiconductor Devices, Wiley, New York (1967).
- 10) P. F. Schmidt and W. Michel : J. Electrochemi. Soc., **104**, 230 (1957).
- 11) A. G. Revesz : J. Electrochemi. Soc., 114, 629 (1962).

## Anodic Oxidation of Narrow Region of Silicon Substrate

- 12) L. T. Terman : Solid State Electron., 5, 285 (1962).
- 13) H. Miyake, K. Mizutani, K. Seino, Y. Takahashi, Y. Iida, J. Nanjoh and S. Nomura : Proceeding of the 21st Regional Conference of Appl. Phys. Soc., of Japan, Hokkaido, 27 (1986).
- 14) Handbook of X-ray photoelectron spectroscopy, by C. D. Wagner, W. M. Riggs, L. E. Davis, J. E. Moulder. G. E. Muilenberg, Perkin-Elmer Corp., Minnesota, 1979.
- 15) K. Hattori, M. Muto and T. Suzuki, in the Proceeding of the 17th International Conference on the Physics of Semiconductors, ed., by D. J. Chadi and W. Harrison, Springer-Verlag, NY, 229 (1985).
- 16) J. Nanjo, N. Kitamura, T. Kawahara, S. Nomura, Kamal Abu Hena Mostafa : Trans. IEICE, J75-C-II, 754 (1992).
- 17) A. Goetzberger, V. Heine and E. H. Nicollian : App. Phys. Lett., 12, 95 (1968).
- 18) R. B. Laughlin, J. D. Joannopoulos and D. J. Chali : in the Physics of SiO<sub>2</sub> and its Interface, S. T. Pantelides, Ed., pp. 321-327, Pergamon, New York (1978).
- 19) T. Saakurai and T. Sugano : Technical Report of the Institute of Electronics and Communication Engineering in Japan, ED-64, 35 (1980).
- 20) C. C. Chang : Semiconductor Characterization Techniques, P. A. Barnes and G. A. Rozgonyi : Electronic Division Proceedings of the Electrochemical Society, Princeton, N. J., 78-3, 106 (1978).
- 21) B. E. Deal, M. Sklar, A. S. Grove and E. H. Snow : J. Electrochem. Soc., 114, 266 (1967).
- 22) S. I. Raider and A. Berman : J. Electrochem. Soc., 125, 629 (1972).
- 23) S. Kar and W. E. Dahlke : Solid-State Electron., 15, 221 (1972).
- 24) J. Nanjo, N. Kitamura, T. Kawahara, S. Nomura and Kamal Abu Hena Mostafa : Trans. IEICE, J75-c-II, 754 (1992).
- 25) A. G. Revesz and G. V. Gibbs : Proc. Int. Top. Conf. Phys. MOS Insulator, Raleigh, North Carolina, 92 (1980).
- 26) S. Nomura, N. Kitamura, M. Yoshino, J. Nanjo, S. Ishibe and Y. Kanemaki : J of Electronics and Communications, Japan, Part 2, 73, 862 (1990).